Normal view MARC view ISBD view

DESIGN AND OPTIMIZATION OF TUNNEL FET DEVICE FOR LOW POWER VLSI CIRCUIT APPLICATION

UMESH DUTTA

DESIGN AND OPTIMIZATION OF TUNNEL FET DEVICE FOR LOW POWER VLSI CIRCUIT APPLICATION - FARIDABAD 2019

Subjects--Index Terms: MRIIRS PH.D THESIS ELECTRONICS

Print
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Sector – 43, Aravalli Hills, Delhi - Surajkund Road, Faridabad - 121004, Haryana

For any Suggestions/Query Contact to library or Email: librarian@mriu.edu.in | Ph:(0535)-23865487

Visitor Counter:

Implemented & Customized by: BestBookBuddies

Powered by Koha